Role of Simulation Software in Enhancing Student Learning in Computer Organization and Microcontroller Courses

Nikunja K. Swain, James A. Anderson South Carolina State University <u>nkswain2001@yahoo.com</u>, jaanderson@scsu.edu

> Raghu B. Korrapati Walden University raghu.korrapati@waldenu.edu

Abstract

Simulation exercises are an integral part of electrical engineering technology (EET) and computer science (CS) programs. Simulation exercises provide verification of the basic theory; reinforcement of the underlying principles; greater attention to the theoretical limitations; and application of logical analysis to solve real-world problems. Studies show that students who used simulation prior to conducting actual experiments performed better than the students who conducted the laboratory experiments without conducting simulation first. There is no doubt that simulation cannot replace the physical hands-on experience, but simulation can enhance the teaching and learning experience. The objective of this paper is to discuss simulation software packages used in various EET and CS courses with special emphasis on Design Works and EDSIM51 software packages and its effect on student learning in computer organization and microcontroller courses, respectively.

Introduction

The engineering, science, and technology field, at present, is very dynamic due to recent advances in computer and other technologies. These advances have resulted in numerous computer programs to solve traditional and novel problems. These programs use the computer's increased computational capabilities and assist in the design, development, and control of complex systems in a matter of minutes. Automation is becoming part and parcel of every industry, and industries need a trained workforce to manage this new development. Engineering and technology graduates must have a comprehensive background covering a wider range of technical subjects. The graduates must be proficient in the use of engineering and scientific equipment, conducting experiments, collecting data, and effectively presenting the results [1, 2, 3, 4]. This is especially true for the graduates of engineering, technology, and science. Furthermore, these graduates must be well-trained in courses and laboratories such as electric and electronic circuits; digital systems and microprocessors; computer programming; computer aided design; computer organization and architecture; electronic and data communications; networking; control and robotics; electric machines and power systems; PLC and virtual instrumentation; and others. One cost-effective way of achieving

this is through the use of simulation software programs, and a number of simulation software packages are available for these purposes. These software packages play an important role in education and are used to deliver training for all kinds of activities, from piloting sophisticated aircraft or ships to operating nuclear power plants or complex chemical processing facilities.

There are numerous uses of simulation, starting from simulation of simple electric circuits to complex tasks such as electromagnetic fields, heat transfer through materials, networking, computer circuits, game programming, electron flow in semiconductors, or beam loading with the ultimate objective of providing illustrations of concepts that are not easily visualized and difficult to understand. Simulators are also used as an adjunct to and, in some cases such as distance learning courses, as a substitute for actual laboratory experiments. In many instances, students are required to verify their theoretical design through simulation before building and testing the circuit in the laboratory. Studies show that students who used simulation prior to conducting actual experiments performed better than the students who conducted the laboratory experiments without conducting simulation first. Also, simulation is used to model large and complex systems. There is no doubt that simulation cannot replace the physical hands-on experience, but simulation can enhance the teaching and learning experience.

The objective of this paper is to discuss Design Works and EDSIM51 software packages and its effect on student learning in computer organization and microcontroller courses, respectively.

A Partial List of Simulation Software Used in EET and CS Programs

A partial listing of simulation software programs used in EET and CS programs are shown in Table 1 [5, 6]. These programs are either used as stand-alone teaching tools or in conjunction with other tools. For example, a student may use one package to get the experimental data and another a spreadsheet package, such as Excel, for plotting and data analysis. Table 1 lists a few of the most widely used EET and CS simulation software packages.

Name of Software	Primary Application Areas
PSPICE	Electric and Electronic Circuits (Analog and Digital)
Electronics Workbench	Electric and Electronic Circuits (Analog and Digital),
(Multisim)	Communication
VisSim	Electric and Electronic Circuits (Analog and Digital),
	Communication
Logic Works	Digital/Microprocessor Design
Design Works	Digital/Microprocessor Design/Computer Organization
MatLab	Mathematics, Control Systems, Power Systems
Mathematica	Mathematics

Table 1 – List of Widely Used Software Packages in EET and CS

MathCad	Mathematics
AutoCad	Computer Aided Drafting (CAD)
Simulink	Control and Power Systems
LabVIEW	Control, Signal Processing, Mathematical Simulation
Excel	Spreadsheet for Multipurpose Activities
UMPS	Microprocessors and Microcontrollers
UV151	Microprocessor and Microcontrollers
MASM	Microprocessors
DEBUG	Microprocessors
RSLOGIX	Programmable Logic Controller

Many of the software packages listed above are used in various electrical engineering technology courses at SCSU to assist the faculty and students in teaching and learning as shown in Table 2.

Name of Software	Primary Application Areas
PSPICE, Electronic	Electric and Electronic Circuits (Analog and Digital),
Workbench (MultiSim)	Electronic Communication
Logic Works	Digital/Microprocessor Design
Design Works	Digital/Microprocessor Design/Computer Organization
MatLab & Simulink	Mathematics, Control Systems, Power Systems
LabVIEW	Control, Signal Processing, Mathematical Simulation, Power
	Systems, Electric Circuits, and Electronics
Excel	Spreadsheet for Multipurpose Activities
MASM	Microprocessors
DEBUG	Microprocessors
EDSIM 51	8051 Microcontroller
RSLOGIX	Programmable Logic Controller

Table 2 – List of Simulation Software Package Used in EET and CS Programs at SCSU.

Examples of Application of Simulation Software to EET and CS Programs at SCSU

As presented in Table 2, various simulation software packages are currently being used by the EET and CS programs at SCSU to enhance teaching and learning. The faculty at SCSU have developed a number of modules for course and laboratory use. Packages like PSPICE, Multisim, MatLab, Simulink, LogicWorks, RSLogix, Debug, MASM, and LabVIEW are widely used by engineering and technology programs at other institutions, and there is sufficient information on these in textbooks and on the Web. Packages such as Design Works and EDSIM 51 are not that well-known and may not be widely used, but both of these packages have tremendous potential for enhancing student learning in computer organization and microcontroller courses. We will discuss these software packages and the instructional modules developed using these packages below.

Examples of DesignWorks Instructional Modules

DesignWorks⁷ is a logic schematic creation and simulation program. It comes with many circuit symbols and models that can be used to design and simulate various types of analog and digital circuits. DesignWorks comes with libraries of various types of components required to construct and simulate various types of circuits and systems. For understanding basic circuit and logic designs, one need not to use the component libraries that model real components used on a circuit board. Instead, one should be using the components in the following four libraries: Pseudo Devices.clf, Simulation IO.clf, Simulation Gates.clf, and Simulation Logic.clf.

Combinational and Sequential Design Modules

The objectives of these modules are to assist the student in validating the theoretical design process to have a better understanding of the concept. The student completes the design theoretically and derives the logic circuit. For the combinational design, the student completes steps such as Truth Table, K-MAP simplification, and minimized logic diagram. For the sequential design, the student completes steps such as State Table, Flip-Flop Excitation Table, Excitation Table for the design problem, K-MAP simplification of the Flip-Flop inputs, and minimized diagram. The student then builds the circuit in the DesignWorks simulator, simulates the circuit using appropriate inputs, and verifies the output to validate the theoretical design. Following this, the circuit can be built in the laboratory using physical components and tested using actual physical signals. The following are examples of two such modules.

Design and Simulation of a Three-bit Synchronous UP Counter Using J-K Flip-Flops

This counter consists of three states—A, B, and C (output of three JK Flip-Flops)—and one input X. When X is zero, the state of the counter doesn't change. When X = 1, the counter goes through a repeated sequence of 000, 001, 010, 011, 100, 101, 110, and 111. Table 3 through Table 6 and Figure 1 through Figure 3 present the theoretical solution steps, and Figure 4 presents the corresponding DesignWorks simulation results.

Theoretical Design

Present State (PS)			Input	Next Sta	Next State (NS)		
Y3	y2	y1	X	Y3	Y2	Y1	
0	0	0	0	0	0	0	
0	0	0	1	0	0	1	
0	0	1	0	0	0	1	
0	0	1	1	0	1	0	
0	1	0	0	0	1	0	
0	1	0	1	0	1	1	
0	1	1	0	0	1	1	

Table 3 – State Table

Proceedings of The 2008 IAJC-IJME International Conference ISBN 978-1-60643-379-9

0	1	1	1	1	0	0
1	0	0	0	1	0	0
1	0	0	1	1	0	1
1	0	1	0	1	0	1
1	0	1	1	1	1	0
1	1	0	0	1	1	0
1	1	0	1	1	1	1
1	1	1	0	1	1	1
1	1	1	1	0	0	0

Table 4 – J-K Flip-Flop Excitation Table

PS (y)	NS (Y)	J	Κ
0	0	0	D
0	1	1	D
1	0	d	1
1	1	d	0

d = Don't care

PS			Input	NS			FF3		FF2		FF1	
y3	y2	y1	Х	Y3	Y2	Y1	J3	K3	J2	K2	J1	K1
0	0	0	0	0	0	0	0	d	0	d	0	d
0	0	0	1	0	0	1	0	d	0	d	1	d
0	0	1	0	0	0	1	0	d	0	d	d	0
0	0	1	1	0	1	0	0	d	1	d	d	1
0	1	0	0	0	1	0	0	d	d	0	0	d
0	1	0	1	0	1	1	0	d	d	0	1	d
0	1	1	0	0	1	1	0	d	d	0	d	0
0	1	1	1	1	0	0	1	d	d	1	d	1
1	0	0	0	1	0	0	d	0	0	d	0	d
1	0	0	1	1	0	1	d	0	0	d	1	d
1	0	1	0	1	0	1	d	0	0	d	d	1
1	0	1	1	1	1	0	d	0	1	d	d	0
1	1	0	0	1	1	0	d	0	d	0	1	d
1	1	0	1	1	1	1	d		d	0	1	d
1	1	1	0	1	1	1	D	0	d	0	d	0
1	1	1	1	0	0	0	D	1	d	0	d	1

Table 5 – Counter Excitation Table

PS			Input	FF3		FF2	,	FF1	
y3	y2	y1	Х	J3	K3	J2	K2	J1	K1
0	0	0	0	0	d	0	D	0	d
0	0	0	1	0	d	0	D	1	d
0	0	1	0	0	d	0	D	d	0
0	0	1	1	0	d	1	D	d	1
0	1	0	0	0	d	D	0	0	d
0	1	0	1	0	d	D	0	1	d
0	1	1	0	0	d	D	0	d	0
0	1	1	1	1	d	D	1	d	1
1	0	0	0	d	0	0	D	0	d
1	0	0	1	d	0	0	D	1	d
1	0	1	0	d	0	0	D	d	1
1	0	1	1	d	0	1	D	d	0
1	1	0	0	d	0	D	0	1	d
1	1	0	1	d		D	0	1	d
1	1	1	0	D	0	D	0	d	0
1	1	1	1	D	1	D	0	d	1

Table 6 – Modified Counter Excitation Table with PS, Input X, and J-K inputs

K-MAPs and Logic Equations for J and K Inputs of the FFs Using Table 6



		У	1x				
	y3y2	00	01	11	10		
-	00	d	D	d	d		
-	01	d	D	d	d		
-	11	0	0	1	0		
-	10	0	0	0	0		
	K3 = xy1y2						

Figure 1 – KMAP for J3 and K3

	У	1x			_		У	1x		
y3y2	00	01	11	10		y3y2	00	01	11	10
00	0	0	1	0		00	d	D	d	d
01	D	D	d	d		01	0	0	1	0
11	D	D	d	d		11	0	0	1	0
10	0	0	1	0		10	d	D	d	d
J2	2 = xy1				-	K	2 = xy	1		

Figure 2 – KMAP for J2 and K2



DesignWorks Simulation Results



Figure 4 – Three-bit Synchronous Counter

Bus System for Four Registers [8]

A typical digital computer has many registers, and paths must be provided to transfer information from one register to another. The number of wires will be excessive if separate lines are used between each register and all other registers in the system. A more efficient scheme for transferring information between registers in a multiple-register configuration is a common bus system. One way of constructing a common bus system is with multiplexer. The module shown in Figure 5 is a bus system for four registers—A, B, C, and D—with four bits. The control signals S1, S0 selects the register whose content will be available on the bus. The four possible binary S1, S0 values and the register selected are as follows:

S1 S0 = 00, Register Selected = A; S1 S0 = 01, Register Selected = B; S1 S0 = 10, Register Selected = C; S1 S0 = 11, Register Selected = D.

Table 7 presents this function table for this bus system.

1401							
S1	SO	Register Selected					
0	0	Α					
0	1	В					
1	0	С					
1	1	D					

Table 7 – Function Table for Bus System

In Figure 4, S1, S0 = 00; therefore, the register selected = A. Since the A register is connected to 1011, the Hex displays 1011.



BUS System for four registers (Fig. 4.3 - Page 98), Mano Text

Figure 5 – Bus System for Four Registers

EDSIM51 Instructional Module

The EdSim51 [9] Simulator is a free simulator for the popular 8051 microcontroller. In EDSIM51, a virtual 8051 is interfaced with virtual peripherals, such as analog-to-digital converter (ADC); comparator; UART; four multiplexed seven-segment display; liquid crystal display; four X 3 keypads; eight LEDs; DC motor; eight switches; and digital-to-analog converter (DAC). Students write 8051 assembly code, load it to the simulator, assemble it, and execute it to understand the concept better. Students also use the simulator to complete the laboratory experiments in traditional and online environments. Various types of 8051 course exercises are tested using this simulator, and an example of one such laboratory exercise, along with parts of the student laboratory experiment, is presented below.

Problem Statement

(a) Find the sum of the values 79_{16} , $F5_{16}$, and $E2_{16}$. Put the sum in register R0 (low byte) and R5 (high byte).

(b) Write a program to toggle all bits of port 1 by sending to it the values 55H and AAH continuously. Put a time delay in between each issuing of data to port 1.

Solutions

1. Expected Results

The expected results of this program are listed below.

(a) 16-Bit Addition

After executing the program to sum $E2_{16}$, 79_{16} , and $F5_{16}$, the following values are expected to be stored in the indicated registers:

Register	Value (Hex)
ACC	50 (1001 0000 in binary)
R5	02
R0	50
R1	79
R2	F5

(b) Port 1 Bit Toggling

During program execution, the sequence of operations is as follows:

- i. The accumulator will be loaded with the initial bit pattern AA_{16} .
- ii. The delay counter [R0] will be initialized (10_{16}) .
- iii. The bit pattern stored in the accumulator will be output to port.

- iv. A delay will be executed, wherein the delay counter [R0] will decrement by one down to zero.
- v. Once the delay counter reaches zero, the bit pattern [ACC] will be rotated right, resulting in a bit value shift from zero to one and one to zero.
- vi. The delay counter will be reloaded and the routine repeated.

The port 1 value will be 55_{16} and AA_{16} , alternately, following the values stored in the accumulator.

2. Flow Chart



3. Assembly Language Program Listing

(a) Program for 16-bit Addition	(b) Port1 Bit Toggling Listing
ORG 0000H	ORG 0000H
MOV R5, #0 ;clear R5 (high byte) MOV R0, #0 ;clear R0 (low byte) MOV R1, #79H ; R1=1st addend MOV R2, #0F5H; R2=2nd addend MOV A, #0E2H; ACC=augend ADD1: ADD A, R1; add E2H + 79H JNC ADD2; if CY=0 don't create carr INC R5;otherwise, carry to next col ADD2: ADD A, R2; add sum (ACC) + H JNC DONE; if CY=0 don't incr carry INC R5; otherwise, incr carry DONE: MOV R0, A; load low byte in R0 HERE: SJMP HERE END	MOV A, #0AAH ;init bit pattern LOOP: MOV R0, #16 ;initialize delay counter MOV P1, A ;send bit pattern to Port1 DELAY: DJNZ R0, \$;delay loop RR A ;alternate bit pattern SJMP LOOP ;repeat F5H

Table 8 – Assembly Language Program Listings for Parts A and B

4. EDSIM Simulation Results

The corresponding EDSIM51 simulation results are shown in Figures 6 and 7. The simulation results agree with the expected results.

See Clock 12 KHz 9051	Reset Step Run Load Save Copy Paste Exit	PO.7 1 display-salect decodes CS/DAC WR
ojs Cicik iz WHz 0001 100 ▼ Ladate Frag.	Executed	FO.6 1 Repead column 2
SBUE	Execute neid Instruction.	DO.5 1 Repped column 1
R/0 W/0 THO ILO R7 0x00 B 0x00	A	P0.4 1 keypad column 0
0x00 0x00 0x00 0x00 R6 0x00 BCC 0x50	org bygen	PD.3 1 heppad you 3
RXD TXD R5 0x02 P5W 0x00		PU.2 1 Repad you 2
1 1 7900 0×00 R4 0×00 TB 0×00	99999 MOV RS, #8 ;clear RS (high byte)	PO.1 1 x-ypad row 1
	9992) MOV R9, #9 ;clear R9 (low byte)	FO. # 1 Reyptd row 0
SCUN DRUD TCUN LRUD R3 0200 IE 0200	09074 MOV R1, #79H ;R1=1st addend	Pl. 7 1 LLD resement dylaks bit 7
R2 0xF5 PCUI 0x00	99961 MOV R2, #9F5H :R2-2nd oddend	PI 5 1 IED Steament S/DEC but 5
gins bits TH1 TL1 R1 0x79 DPN 0x00	09081 MOV A. 4022H :ACC-sugerid	Pi.4 1 LED 4/cement e/IAC bit 4
DATE DATE 3 0x00 0x00 Rd 0x50 DFL 0x00	(1971) ADD 1 BD 1 SI (add F2H + 7SH	P1.3 1 LED 3/segment d/DAG bit 3
DV7F DV7F D9 SB 0V07	GOORI JNC ADD2 (if CV-0 denit create)	Pi.2 1 IID 2/segment d/DAC bit 2
PC PC	(SOT) THE DE sethered as some to a	Pi.i 1 IED i/segment b/DAC bit 1
0x7F 0x7FP1 0x0013 ACC 0101 0000	DB2D) Int No ; Stherwise, Carry to i	Fi. 0 1 IED O/sequent a/DAC bit 0
DxFF_0xFFP0	DRUE ADD 2: ADD A, RZ (RCH SUB (ALL) + FSH	P2.7 1 switch 7/ADC bit 7
Hodify RaM	9907] JHC DUNE JIT US-9 don't inor o	P2.6 1 switch 6/AD0 bit 6
Data Memory addr 0x00 0x00 value	<pre>09111 INC R5 ;otherwise, incr carr;</pre>	DO.5 1 switch 5/ADC bit 5
8 1 2 3 4 5 6 7 8 9 3 B C D B P	0012 DONE: MOV RG, A ;load low byte in RG	P2.4 🔟 smitch 4/ADC bit 4
		<pre>P2.3 1 switch 3/ADC bit 3</pre>
00 50 79 F5 C0 C0 G2 OD OD OD DG DG C0 G0 G0 OD OG		D2.2 1 #witteb 2/ADC 314 2
10 00 00 00 00 00 00 00 00 00 00 00 00 0	0013 HERE: SJMP HERE	P2.1 1 evitab 1/ADC bit 1
20 00 00 00 00 00 00 00 00 00 00 00 00 0	END	P2.0 1 contab 0/RDC bit 0
30 00 00 00 00 00 00 00 00 00 00 00 00 0		PS.7 1 ADC RD/comparator output
10 00 00 00 00 00 00 00 00 00 00 00 00 00		PS. 0 1 ADG WK
<mark>50</mark> 00 00 00 00 00 00 00 00 00 00 00 00 00		P3.4) display-select decoder input 1
60 00 00 00 00 00 00 00 00 00 00 00 00 0		P3.1 1 dependent decoder 1-n 8/MD o-n
<mark>70</mark> 00 00 00 00 00 00 00 00 00 00 00 00 0		P3.2 1 ADG INTE
		P3.1 1 motor control bit 1/cut. UNET Re
Copyright (c) 2005-2007 NyCell LLC Remove All Breakpoints	< I I	F3.0 1 motor control bit 0/cmt. UNET Tw
7 Segment LED Displays	teypad and Disabled	5.0 V
ADC Emabled	1 2 3 Standard - Switch	
	1 5 6 KauSwitch Baunce Bank	
	2 8 9 Rey Switch Bounce 0	
	0 H Hotor Enabled	
0.00 V He Parity Rabit HEDT & 19200 Band w	100 VAV 2	0.00 V
input no railty white out of 17200 batter v		
Dr. Dr.		
ADC RX Reset		
Tx In In International Interna	DC Motor	0.0 V
		c output on scope

Figure 6 – EDSIM51 Output for 16-bit Addition (Part A)



Figure 7 – EDSIM51 Output for Port Toggling Program (Part B)

Conclusions

The sample modules presented above are user-friendly and performed satisfactorily under various input conditions. These and other modules helped the students understand the concepts in more detail. Because of the space limitations of this paper, we were not able to present other modules. These modules can be used in conjunction with other teaching aids to enhance student learning in various courses and will provide a truly modern environment in which students and faculty members can study engineering, technology, and sciences at a level of detail. The EDSIM51 simulation module is currently being used by one of the authors to teach an online 8051 Microcontroller course, and it has helped the students to understand the concept better.

Acknowledgement

This work was funded in part by a grant from the NSF-HBCU-UP/RISC grant. We are thankful to the NSF and SCSU for providing us with this help. We are also thankful to Kenneth Black, an EET student at Excelsior University, for his help in the EDSIM51 example.

References

- Swain, N. K., Korrapati, R., Anderson, J. A, "Revitalizing Undergraduate Engineering, Technology, and Science Education Through Virtual Instrumentation," NI Week Conference, Austin, TX, 1999.
- [2] Elaine L., Mack, Lynn G, "Developing and Implementing an Integrated Problembased Engineering Technology Curriculum in an American Technical College System," *Community College Journal of Research and Practice*, Vol. 25, No. 5–6, pp. 425–439, 2000.
- [3] Buniyamin, N, Mohamad, Z., "Engineering Curriculum Development: Balancing Employer Needs and National Interest—A Case Study," Retrieved from ERIC database, 2000.
- [4] Kellie, Andrew C., et al., "Experience with Computer-Assisted Instruction in Engineering Technology," *Engineering Education*, Vol. 74, No. 8, pp 712–715, 1984.
- [5] URL: <u>http://www.idsia.ch/~andrea/simtools.html#libraries</u>
- [6] URL: <u>http://thelearningpit.com</u>
- [7] URL: <u>http://www.capilano.com</u>
- [8] Mano, Morris M. *Computer System Architecture*, Prentice Hall, 1993.
- [9] URL: <u>http://www.EDSIM51.com</u>

Biography

Nikunja K. Swain is a professor at South Carolina State University. Dr. Swain has more than 25 years of experience as an engineer and educator. He has more than 50 publications in journals and conference proceedings; has procured research and development grants from the NSF, NASA, DOT, DOD, and DOE; and reviewed multiple books on computer-related subjects. He is also a reviewer for ACM Computing Reviews, IJAMT, CIT, ASEE, and other conferences and journals. He is a registered Professional Engineer in South Carolina.

James A. Anderson's areas of specialization are in electro-optics, solid-state devices/microelectronics, and microwave and optical communications. He has performed research and design at various industries, worked as a consultant and professional engineer, and has been a university professor and Dean of the School of Engineering Technology and Sciences (SETS) at South Carolina State University. Currently, he serves as Professor and Manager of HBCU/UP grant at South Carolina State University.

Raghu Korrapati is a faculty member in the Applied Management and Decision Sciences program in the School of Management at Walden University, Minneapolis, MN. Dr. Korrapati has published numerous papers and acted as reviewer for multiple journals and

conferences. Currently, he is the editor in chief of the *International Journal on Applied Technology* (IJAMT).